

UNITED STATES PATENT APPLICATION FOR:

A METHOD OF DEPOSITING A LOW K DIELECTRIC BARRIER FILM
FOR COPPER DAMASCENE APPLICATION

INVENTORS:

CHI-I LANG
LI-QUN XIA
PING XU
LOUIS YANG

ATTORNEY DOCKET NUMBER: AMAT/6218/DD/LOW K/JW

CERTIFICATION OF MAILING UNDER 37 C.F.R. 1.10

I hereby certify that this New Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on 3-4, 2002, in an envelope marked as "Express Mail United States Postal Service", Mailing Label No. EV041915516US, addressed to: Assistant Commissioner for Patents, Box PATENT APPLICATION, Washington, D.C. 20231.

Beth Mulcahy
Signature
BETH MULCAHY
Name
March 4, 2002
Date of signature

A METHOD OF DEPOSITING A LOW K DIELECTRIC BARRIER FILM FOR COPPER DAMASCENE APPLICATION

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention generally relates to low k dielectric materials. More particularly, the invention relates to a process of depositing low k dielectric layers on a substrate.

Description of the Related Art

[0002] Integrated circuits with sub-micron features that are densely spaced on substrates have been created as the result of improvements in integrated circuit design and fabrication. The increasingly smaller features used on integrated circuits have increased the importance of reducing the dielectric constant of the many layers typically used in recent integrated circuits and reducing the capacitive coupling between features such as interconnect lines. Using materials in the insulating and non-conductive layers of integrated circuits which have a low k (dielectric constant < 4.0) is one method of addressing these two concerns.

[0003] Several characteristics of known low k materials make them undesirable for use in semiconductor devices. Some low k materials, such as parylene, do not withstand the high temperatures used in processing substrates to make semiconductor devices. Other low k materials, such as porous silicon oxides, do not serve as effective barrier layers which are needed to prevent the diffusion of materials, such as water and metal ions between conductive and insulating layers of a semiconductor device. Some low k materials have been created by including dopants, such as fluorine, in a higher k film. However, the use of dopants may result in chemical bonds in the film which expose or damage photoresist materials that may be placed on top of the film in order to etch the substrate using photolithography.

[0004] Low k materials are also desirable for layers besides barrier layers. The dielectric constant of each layer in a substrate is important because each layer

contributes to the overall dielectric constant of the device. Examples of other layers which preferably have a low k are etch stop layers, anti-reflective coatings, and hard masks.

[0005] Etch stop materials are typically materials that have a slower etching rate compared to a dielectric layer that is deposited on the etch stop.

[0006] Anti-reflective coatings are layers that are used to prevent reflections between substrate layers. Such reflections can reach and expose portions of the photoresists used in photolithography to etch substrates. Such unwanted exposure of photoresists results in unwanted substrate patterning.

[0007] Hard masks are masks which are used to pattern substrates. The hard masks are typically left as a layer of the substrate after they have been used for patterning.

[0008] There remains a need for a process to make low k materials which can be used as effective barrier layers, etch stop layers, anti-reflective coatings, and/or hard masks. Furthermore, there remains a need for low k materials which do not damage photoresist materials.

SUMMARY OF THE INVENTION

[0009] The present invention generally provides low dielectric constant films and a method and apparatus for depositing low dielectric constant films. The method for depositing a low dielectric constant film on a substrate comprises providing a gas mixture to a deposition chamber, wherein the gas mixture comprises a silicon source, a carbon source, and $\text{NR}_1\text{R}_2\text{R}_3$ into a chamber, wherein R_1 , R_2 , and R_3 are selected from the group consisting of alkyl and phenyl groups, and reacting the gas mixture while applying radio frequency (RF) power to form a nitrogen-containing silicon carbide layer on the substrate in the chamber. The gas mixture may also comprise an inert gas. The silicon source and the carbon source may be separate compounds or an organosilicon compound. In a preferred embodiment, the organosilicon compound has the general formula $\text{Si}_x\text{C}_y\text{H}_z$, wherein x has a range of

1 to 2, y has a range of 1 to 6, and z has a range of 4 to 18. A preferred nitrogen source having the formula $NR_1R_2R_3$ is trimethylamine.

[0010] The low dielectric constant films described herein can be used as barrier layers, etch stops, anti-reflective coatings, and/or hard masks.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] So that the manner in which the aspects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

[0012] It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0013] Figure 1 is a schematic of a damascene structure using the low k dielectric film of the present invention as a barrier layer, an etch stop, and as an anti-reflective coating or a hard mask.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0014] In one aspect, the invention provides a low k dielectric film and a method for making a low k dielectric film. The low k dielectric film is formed by reacting a gas mixture including a silicon source, a carbon source, and a nitrogen source which has the formula $NR_1R_2R_3$. The silicon source and the carbon source may be separate compounds or an organosilicon compound. In one embodiment, the organosilicon compound may have the general formula $Si_xC_yH_z$, where x has a range from 1 to 2, y has a range from 1 to 6, and z has a range from 4 to 18. For example, methylsilane ($SiCH_3$), dimethylsilane (SiC_2H_6), trimethylsilane (SiC_3H_{10}), tetramethylsilane (SiC_4H_{12}), and diethylsilane (SiC_4H_{12}), among others may be used as the organosilicon compound. Alternatively, silane (SiH_4) or disilane (Si_2H_6) and

methane (CH_4) or other hydrocarbons may be used as the silicon source and the carbon source. A preferred silicon source and carbon source is trimethylsilane.

[0015] In another embodiment, suitable organosilicon compounds include cyclic organosilicon compounds. Cyclic organosilicon compounds typically have a ring comprising three or more silicon atoms. Examples of cyclic organosilicon compounds are 1,3,5-trisilano-2,4,6-trimethylene, 1,3,5,7-tetramethylcyclotetrasiloxane, and octamethylcyclotetrasiloxane.

[0016] The above lists are illustrative and should not be construed or interpreted as limiting the scope of the invention.

[0017] The low k dielectric films created from the materials described above are generally nitrogen-containing silicon carbide layers. However, the low k dielectric films may also contain oxygen, depending on the choice of the materials in the gas mixture.

[0018] The silicon source and carbon source discussed above are reacted with a nitrogen source having the formula $\text{NR}_1\text{R}_2\text{R}_3$, wherein R_1 , R_2 , and R_3 are selected from the group consisting of alkyl and phenyl groups. There are no N-H bonds in $\text{NR}_1\text{R}_2\text{R}_3$ when each R is an alkyl or phenyl group. Furthermore, by using R groups such as alkyls and phenyls which are bulkier than hydrogens, the nitrogen is more sterically hindered, and thus, it is unlikely that N-H bonds will be formed in the film between the nitrogen of the $\text{NR}_1\text{R}_2\text{R}_3$ and hydrogen from other components in the film. It is believed that N-H bonds contribute to the poisoning of photoresist material. For example, some energy sensitive resist materials (e. g., Shipley UV5 deep UV resist, JSR M20G deep UV resist) react with moisture to form amino basic groups (NH_2), that may cause photoresist "footing" (i. e., a widening of the developed resist feature at its base) on material layers having nitrogen incorporated therein. Thus, it is believed that these low k dielectric films that include nitrogen from $\text{NR}_1\text{R}_2\text{R}_3$ instead of a source such as ammonia, which has N-H bonds, cause no or reduced damage to photoresist materials that are placed in contact with these low k dielectric films. Also, the presence of more organic bonds, such as the N-C bonds in

$\text{NR}_1\text{R}_2\text{R}_3$ instead of inorganic bonds, such as the N-H bonds in ammonia, may make these low k dielectric films more compatible with photoresist materials, which are typically organic materials.

[0019] In addition to causing less damage to photoresists, other advantages of these low k dielectric films include good thermal stability and lower k values than many currently used low k dielectric films. Good thermal stability lowers the probability that the dielectric film will be damaged during semiconductor device processing, which can involve high temperatures. Lower k values can reduce unwanted capacitive coupling and increase the speed of circuits containing these films.

[0020] Nitrogen incorporation is believed to improve the silicon carbide layer by forming silicon-nitrogen bonds and/or carbon-nitrogen-silicon bonds. Silicon-nitrogen bonds and/or carbon-silicon-nitrogen bonds require larger activation energies to propagate cracks than do silicon-carbon bonds. Nitrogen incorporation may also stabilize the layer in that it becomes less reactive with moisture (e.g., hydrophobic) and/or oxygen under atmospheric conditions.

[0021] The low k dielectric films described herein can be formed by reacting a gas mixture including the silicon source, the carbon source, and the nitrogen source which has the formula $\text{NR}_1\text{R}_2\text{R}_3$ while applying single or mixed radio frequency (RF) power in a CVD plasma reactor. The gas mixture may further comprise an oxygen source and/or an inert gas. Oxygen, carbon dioxide, or combinations thereof, can be used for the oxygen source. Helium (He), argon (Ar), neon (Ne), or combination thereof, among others, may be used for the inert gas. An example of a CVD plasma reactor which can be used is described in U.S. Pat. No. 6,287,990 B1, entitled "CVD Plasma Assisted Low k Dielectric Constant Films," which is incorporated by reference herein.

[0022] Plasma enhanced chemical vapor deposition (PECVD) techniques promote excitation and/or disassociation of the reactant gases by the application of the electric field to a reaction zone near the substrate surface, creating a plasma of

reactive species. The reactivity of the species in the plasma reduces the energy required for a chemical reaction to take place, in effect lowering the required temperature for such PECVD processes.

[0023] In general, the following deposition process parameters can be used to form the low k dielectric film. The process parameters range from a substrate temperature of about 150°C to about 450°C, a chamber pressure of about 1 torr to about 15 torr, a combined silicon source and carbon source flow rate of about 10 sccm to about 2,000 sccm, a nitrogen source flow rate of about 50 sccm to about 10,000 sccm, an inert gas flow rate of less than about 1000 sccm, an oxygen source gas flow rate less than about 500 sccm, a plate spacing of about 200 mils to about 600 mils, and an RF power of about 1 watt/cm² to about 10 watts/cm² (for either the single RF or a total RF power for the mixed RF frequencies). Additionally, the ratio of the silicon source to the nitrogen source in the gas mixture should have a range of about 1:1 to about 1:100. The above process parameters provide a deposition rate for the silicon carbide layer in a range of about 100 Å/min to about 3000 Å/min when implemented on a 200 mm (millimeter) substrate in a DxZ™ deposition chamber available from Applied Materials, Inc., located in Santa Clara, California,

[0024] Other deposition chambers are within the scope of the invention, and the parameters listed above may vary according to the particular deposition chamber used to form the silicon carbide layer. For example, other deposition chambers may have a larger (e. g., configured to accommodate 300 mm substrates) or smaller volume, requiring gas flow rates that are larger or smaller than those recited for deposition chambers available from Applied Materials Inc., Santa Clara, California.

[0025] The reaction conditions and reactors discussed above may be controlled by a central processing unit. The central processing unit (CPU) may be one of any form of general purpose computer processor that can be used in an industrial setting for controlling process chambers as well as sub-processors. The computer may use any suitable memory, such as random access memory, read only memory, floppy disk drive, hard drive, or any other form of digital storage, local or remote. Various support circuits may be coupled to the CPU for supporting the processor in a

conventional manner. Process sequence routines as required may be stored in the memory or executed by a second CPU that is remotely located.

[0026] The process sequence routines, when executed, transform the general purpose computer into a specific process computer that controls the chamber operation so that the deposition process is performed. Alternatively, the chamber operation may be controlled using remotely located hardware, as an application specific integrated circuit or other type of hardware implementation, or a combination of software and hardware.

[0027] The low k dielectric films deposited by the processes described above can be used as barrier layers, etch stops, anti-reflective coatings, and/or hard masks. The low k dielectric films, which are nitrogen-containing silicon carbide layers, will have dielectric constants which are less than about 5.5. In certain embodiments, the nitrogen-containing silicon carbide layers will be anti-reflective coatings at wavelengths less than about 250 nm.

[0028] A preferred dual damascene interconnect structure fabricated in accordance with the invention, i.e., including a low k dielectric film deposited by the processes described above, is shown in Figure 1. It is recognized that the structure shown in Figure 1 may be made by other processes than the dual damascene process described herein. For example, methods described in U.S. Patent 6,140,226, entitled, "Dual Damascene Processing for Semiconductor Chip Interconnects," which is incorporated by reference to the extent not inconsistent with the disclosure and claimed aspects of the invention described herein, may be used.

[0029] In Figure 1, the integrated circuit 10 includes an underlying substrate 50, which may include a series of layers deposited thereon and in which a feature 52 has been formed. The feature 52 may be filled with a metal, such as copper. The low k dielectric film of the present invention is deposited over the substrate 50 and the feature 52 to form a barrier layer 54. While the barrier layer 54 shown in Figure 1 has been patterned, barrier layers that are not patterned may also be formed from the low k dielectric film of the present invention. An intermetal dielectric layer 56 is

then deposited on the barrier layer 54. An etch stop layer 58 is deposited on the intermetal dielectric layer 56. The etch stop layer may be formed from the low k dielectric film of the present invention. A second intermetal dielectric layer 60 is then deposited on the etch stop layer 58. The second intermetal dielectric layer 60 may be formed from the same or a different material than the intermetal dielectric layer 56. After the second intermetal dielectric layer 60 is deposited, a dielectric layer 62 is deposited on the second intermetal dielectric layer 60. The dielectric layer 62 may be an anti-reflective coating formed from the low k dielectric film of the present invention. Alternatively, the dielectric layer 62 may be a hard mask formed from the low k dielectric film of the present invention. After the deposition of the dielectric layer 62, one or more photoresist layers (not shown) are deposited to pattern the interconnect openings 64, 66 using conventional photolithography. The layers are then etched using conventional etch processes to form the interconnect openings 64, 66. A liner 68 may be deposited over the sidewalls and fields of the interconnect openings 64, 66 before filling with a conductive metal, such as copper (not shown). Preferably, after the deposition of the metal, the surface of the structure is planarized, such as by chemical mechanical polishing.

[0030] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.